

# A ROM-DIGITAL APPROACH TO PWM-TYPE SPEED CONTROL OF AC MOTORS

*Prepared by:*

**Thomas Mazur**

Technical Information Center

This application note describes a PWM (Pulse Width Modulation) scheme for motor speed control. A state of the art CMOS logic circuit uses a ROM (Read Only Memory) to generate sineweighted pulse trains. The memory organization is such that four pulse trains, with fixed-phase differences between their modulation envelopes, are produced to control single, two or three phase motors. Opto-electronic couplers are used to isolate logic and power stages. The availability of four-phase shifted drive signals and the isolation afforded by optical coupling provides a means of using a single logic stage to control multiple and mixed-type motor installations.



**MOTOROLA Semiconductor Products Inc.**

# A ROM-DIGITAL APPROACH TO PWM-TYPE SPEED CONTROL OF AC MOTORS

## INTRODUCTION

The utilization of ac machines for variable-speed motor drives is increasing. The relatively short lifetimes of the brushes in a dc machine, and their associated maintenance requirements, makes the ac motor an attractive alternative for applications ranging from small machine control to large traction drive schemes.

The speed of an ac induction motor can be controlled by varying the voltage or frequency of the motor's power source. The variable voltage approach is generally used to control shaded pole, permanent split capacitor, wound rotor or universal motors. Variable frequency drives are most often used to power polyphase machines of integral horsepower rating.

Two methods of producing variable-frequency drives include cycloconverters and pulse width modulators (PWM). The cycloconverter synthesizes lower frequency ac by combining the three phases of standard 50/60 Hz power in certain patterns. The PWM inverter operates from a dc source; by switching SCRs or power transistors at certain rates, sine waves of current can be approximated in the motor windings.

The PWM scheme to be described in this Note utilizes state of the art CMOS (complementary metal oxide semiconductor) logic. A stored program contained in a 256 by 4 bit CMOS ROM (Read Only Memory) generates the appropriate sine-weighted pulse trains. The memory programming is such that four pulse trains, with fixed phase differences between their modulation envelopes, are produced to control single, two or three phase ac motors. Optoelectronic couplers are used to interface logic and power stages.

Ordinarily, PWM inverters are used to drive three phase ac motors. While the majority of present day applications may require such machines, the control of single and two phase motors may also be desirable. For example, mills, lathes and other related shop machinery use single, two or three phase motors coupled to gear or pulley transmissions to effect speed control. Elimination of the transmission by means of a variable speed drive can result in a machine with fewer moving parts and lower weight.

The CMOS logic circuit to be described, in conjunction with suitable power stages, can provide variable frequency drive for single, two or three phase motors. The optical couplers, used for interfacing, have a unidirectional signal characteristic; this property minimizes transient feedback from the power stages to the logic stage. In addition, the

optical coupler provides an easy means of translating the drive signals from the low voltage logic supply level to the high voltage, bidirectional power switch levels.

## SYSTEM OPERATION

### ROM Addressing

The control scheme is shown, in block form, in Figure 1. The MCM14524, a 1024 bit, (organized 256 by 4), mask-programmable CMOS memory is used to generate the sine-weighted PWM waveform. In this scheme, the memory outputs form four serial words each 256 bits long. Since  $256 = 2^8$ , an 8 bit address is required. A 12 bit binary counter, MC14040, and two MC14507 quad exclusive-OR gates form the addressing logic to generate an up-down count pattern; the address cycles from Word 0 (00000000<sub>2</sub>) to Word 255 (11111111<sub>2</sub>) back to Word 0, and so on. When the address is changing from Word 0 to Word 255, the average value of the ROM output B0 approximates a sine wave from 0° to 90°; when the address is changing from Word 255 to Word 0 the average value approximates a sine wave from 90° to 180°, as shown in Figure 2.

One output of a simple CMOS R-C oscillator, Clock #1, controls the counter in the address logic. A second output, Clock #2, controls data transfer within the memory. Clock #2 is a delayed version of Clock #1. The delay, of approximately 3  $\mu$ s, allows the counter to settle to a new state before the data in the memory is transferred to the outputs B0 through B3. The oscillator sets the rate at which the address changes, and consequently, controls the frequency of the drive signals applied to a motor's windings. The drive signal frequency range is from 10 Hz to 100 Hz. In short, the oscillator serves as the RPM control.

### ROM Data Steering

To minimize the bit capacity requirements of a memory, only quarter cycle waveform coding need be stored when the desired waveforms are periodic sine-cosine waves. The output data of the memory can then be switched, or steered, through logic gates, to form pulse trains whose composite waveforms have the desired periodicity.

---

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.




FIGURE 1 - Block Diagram




FIGURE 2 - Changes at B0 with Respect to Memory Address

Memory output B0 contains sine coding from  $0^\circ$  to  $90^\circ$ . Referring to Figures 1, 2 and 3, when the address changes from W0 to W255 and back to W0, a polarity control signal from the data steering logic switches the B0 bit stream from a power stage (A1), that operates from a positive voltage bus to a stage (A2) that operates from a negative voltage bus. The combination of a count up/count down address, a polarity switching signal that occurs at  $180^\circ$  (512 address changes), the ROM sine programming and the voltage polarity change at the power stages produces a PWM drive signal,  $\theta$ , with a sinusoidal current envelope.

The programming for B1 is the inverse of B0; that is to say, there is a sine-cosine relationship between B0 and B1, as shown in Figure 3. In a manner similar to that used to produce  $\theta$ , a drive signal  $\theta + 90^\circ$  is generated using B1. These two signals,  $\theta$  and  $\theta + 90^\circ$ , can be used to drive a two phase motor. Either signal, or in fact, either of the two remaining outputs,  $\theta + 120^\circ$  and  $\theta + 240^\circ$ , can be used to drive a single phase motor.

The last two outputs of the memory, B2 and B3, are used to produce the two drive signals,  $\theta + 120^\circ$  and  $\theta + 240^\circ$ . As their names imply, these drive signals are  $120^\circ$  with respect to each other and also to  $\theta$ . Used together,

$\theta$ ,  $\theta + 120^\circ$  and  $\theta + 240^\circ$ , provide drive signals for a three phase motor. To achieve the proper phasing for three phase drive, the programming for B2 and B3 is somewhat different from that of B0 and B1. Output B2 contains sine coding that ranges from  $60^\circ$ , through  $0^\circ$ , to  $30^\circ$ ; B3 ranges from  $60^\circ$ , through  $90^\circ$ , to  $30^\circ$ . The fundamental difference between (B0, B1) and (B2, B3) is that (B0, B1) both contain sine data for  $0^\circ$  and  $90^\circ$ ; B2 and B3 do not. B2 has sine data that passes through  $0^\circ$ ; B3 has sine data that passes through  $90^\circ$ . In order to generate two composite wave forms that differ by  $120^\circ$  with respect to  $\theta$ , B2 and B3 must be shared, or multiplexed, to form  $\theta + 120^\circ$  and  $\theta + 240^\circ$ . In essence, B2 provides sine data around  $0^\circ$  for  $\theta + 120^\circ$  and  $\theta + 240^\circ$ ; B3 provides data around  $90^\circ$ . Figure 3 shows the relationships between the memory outputs and drive signals with respect to the memory address.

Voltage polarity switching for  $\theta + 120^\circ$  and  $\theta + 240^\circ$  must occur, obviously, at  $120^\circ$  and  $240^\circ$  respectively, with regard to  $\theta$ . Since the absolute sine values of  $120^\circ$  and  $240^\circ$  are equal to the sine value at  $60^\circ$ , a circuit is employed to detect the memory address that is equivalent to an absolute sine value of  $60^\circ$ . The output of this word detector circuit is used to control the steering of the B2, B3 bit streams in the multiplexer logic.




FIGURE 3 – Controller Output Signal Synthesis  
Idealized Load Current Waveforms

#### SINE CODING IN THE ROM

Each memory output represents a  $90^\circ$  segment of a sine modulated envelope. Figure 4 describes the coding for ROM output B0. The first quadrant of a sine wave was divided into eight equal angle steps and the sine value at each division was determined. Each step was allotted 32 bits of memory. In this scheme, a logic "1" level produces an ON condition at a power stage. Sine values were equated to duty cycle/step. The ideal ON bits/step (duty cycle/step  $\times$  32) represent the most accurate sine weighting per step. However, since fractional bits cannot be obtained, the ON bits were rounded off to integer values. The sine weighted modulation envelope illustrates one way in which the memory could be patterned. The actual output from B0 is a modified version of the sine weighted envelope. The ON bits/step were divided into smaller groups, with the result that a waveform of 68 steps/cycle of output drive is produced at the power stage. The reason for this modification was to improve motor operation at low speeds by reducing the effects of cogging. This jerking motion, or cogging, as the rotor turns at low speeds, is related to the number of steps in the drive waveform and the inertia of the motor load. The greater the number of steps, the smoother the rotor turns at low speeds. While a large number of steps can improve low speed operation, too large a number can adversely affect high speed operation. In this scheme, the smallest ON or OFF step is equal to three memory bit intervals. At an output drive frequency of 100 Hz, for example, the time interval per bit is  $9.75 \mu\text{s}$  (bit time =  $1/\text{output frequency} \times 1024$ ). This  $30 \mu\text{s}$  interval is adequate to switch most transistors and some of the newer thyristors.




FIGURE 4 - ROM Coding

Memory outputs B1, B2 and B3 have the same ON/OFF bit patterns as B0; they differ only in the way their sine coding is stored with respect to the pattern of B0. Figure 5 shows the program stored in the MCM14524 memory. Examination of the program will show that the pattern of B1, when going from Word 255 to Word 0, is the same as the pattern of B0, when moving from Word 0 to Word 255. Also, the pattern of B2, when starting from Word 170 and going in either direction, is the same as the pattern of B0, when starting from Word 0. Lastly, the pattern of B3, with Word 170 as the starting point, is the same as the pattern of B1, when starting at Word 0.

#### ROM ADDRESSING AND CONSTRUCTION OF $\theta$ AND $\theta + 90^\circ$ OUTPUTS

Refer to Figures 6, 7 and 8. The ROM address inputs A0 through A7 are initiated in the first 8 outputs of the MC14040 12-bit binary up counter, U6. Assume an initial state of logic zero ("0") at all the counter outputs. Clock #1 advances the counter outputs Q1 through Q8 from 00000000<sub>2</sub> to 11111111<sub>2</sub> in 256 clock pulses. At the 257th pulse, Q9 returns to "1". As mentioned

earlier in this text, the memory requires an up-down count pattern at the address inputs. This is achieved by combining the outputs of Q1 through Q8 with the output of Q9 in MC14507 Exclusive-OR gates U7 through U14.

Since the output of the Exclusive-OR is


$$X = A \oplus B = \bar{A}B + A\bar{B}$$

then a truth table for  $Q9 \oplus (Q1 \dots, Q8)$  would be

	Q9	
	0	1
(Q1 ... , Q8)	0	1
	1	0

Thus it can be seen that when Q9 is at "0", the binary value of Q1 through Q8 remains the same, but when Q9 is "1", the complement of Q1 through Q8 is present at the output of the gates. In the first quadrant, as shown in Figure 2, the sine value of B0 increases from "0" to "1". In the second quadrant, as the address counts down, B0 decreases back to a sine value of "0". This provides one alternation of output  $\theta$ , via buffer U32. At the beginning





Motorola Part No.	Description
MC14572	Hex Gate (1 2-Input NAND, 1 2-Input NOR, 4 Inverters)
MC14572	Hex Gate
MC14040	12 Bit Binary Counter
MC14507	Quad Exclusive OR Gate
MC14507	Quad Exclusive OR Gate
MC14524	1024 Bit ROM
MC14501	8-Input AND Gate
MC14501	Quad Exclusive OR Gate
MC14011	Quad 2-Input NAND Gate
MC14050	Hex Non Inverting Buffer
MC14519	4 Bit AND/OR Selector
MC14011	4-Input NAND Gate
MC14013	Dual Type D Flip-Flop

Circuit Identifiers	Description
U1, 3, 16, 17, 18, 19	Hex Gate
U2, 4, 5, 21, 22, 23	Hex Gate
U6	12 Bit Binary Counter
U7, 8, 9, 10	Quad Exclusive OR Gate
U11, 12, 13, 14	Quad Exclusive OR Gate
U15	1024 Bit ROM
U20	8-Input AND Gate
U24, 25, 26, 27	Quad Exclusive OR Gate
U28, 29, 30, 31	Hex Non Inverting Buffer
U32, 33, 34, 35, 36, 37	Hex Non Inverting Buffer
U38, 39	Hex Non Inverting Buffer
U40	4 Bit AND/OR Selector
U41, 42, 43, 44	Hex Gate
U45	Dual Type D Flip-Flop

FIGURE 6 -- Logic Diagram

of the third quadrant, Q10 of the binary counter changes to a "1" level. At this time, the bit stream from B0 is switched to buffer U33. The optical couplers associated with U32 and U33 control a pair of power stages that connect a load to positive and negative voltage supplies, respectively. Q10 remains at a "1" level until the end of the fourth quadrant.

The construction of output  $\theta + 90^\circ$  is similar to that of output  $\theta$  (refer to Figures 6 and 8). The difference occurs in the polarity switching points for  $\theta + 90^\circ$ . Output  $\theta + 90^\circ$  requires a change in polarity at the beginning of the second and fourth quadrants. This is accomplished by

Exclusive-ORing Q9 and Q10 in U24. In the first quadrant, B1, changing from sine value = 1 to sine value = 0, is routed to buffer U34. In the second quadrant, B1 is switched to U35. B1 is routed through U35 for the second and third quadrants. During this interval, B1 sine value changes from "0" to "1" back to "0". At the beginning of the fourth quadrant, B1 is switched back to U34. The optical couplers connected to U34 and U35 are part of a power stage similar to that described in the generation of output  $\theta$ . In this manner, a drive signal in quadrature to  $\theta$  is generated.




FIGURE 7 — Interrelationship of Logic Signals and Output  $\theta$






FIGURE 8 – Generation of  $\theta$  and  $\theta + 90^\circ$  Outputs

### CONSTRUCTION OF $\theta + 120^\circ$ AND $\theta + 240^\circ$ OUTPUTS

Unlike the  $\theta$  and  $\theta + 90^\circ$  outputs, the  $\theta + 120^\circ$  and  $\theta + 240^\circ$  outputs require bit stream multiplexing of B2 and B3. As described previously, the “end” point values of B2 and B3 are equivalent to the sines of  $60^\circ$  and  $30^\circ$ . To construct a drive waveform that is displaced  $120^\circ$  from  $\theta$ , an absolute sine value of  $60^\circ$  is required. When  $\theta$  has changed from  $0^\circ$  to  $90^\circ$ , a waveform displaced  $120^\circ$  must change to a sine value equivalent to  $210^\circ$ . The absolute sine value of  $210^\circ$  is  $30^\circ$ . For a waveform displaced  $240^\circ$ , the same absolute sine values are required. Both B2 and B3 meet these requirements; however, since  $\theta + 120^\circ$  requires a lead angle of  $120^\circ$ , B2 is chosen. Consider that, when  $\theta$  reaches  $60^\circ$ ,  $\theta + 120^\circ$  must be at

“0” sine value. B2 has a “0” sine value at that time. With output  $\theta$  as a reference, as shown in Figure 3, output  $\theta + 120^\circ$  will be generated, initially, by B2. Output  $\theta + 240^\circ$  will begin with B3.

Polarity switching of  $\theta$  and  $\theta + 90^\circ$  occurs every  $90^\circ$  at address W0. Polarity switching of  $\theta + 120^\circ$  must occur at  $60^\circ$  and  $240^\circ$ , with respect to  $\theta$ . In the same regard, switching of  $\theta + 240^\circ$  must occur at  $120^\circ$  and  $300^\circ$ . These switching points have absolute sine values equal to  $60^\circ$ .

A switching signal that occurs at  $60^\circ$ ,  $120^\circ$ ,  $240^\circ$  and  $300^\circ$  can be obtained from the ROM address pattern. Word 170 is equivalent to an angle of  $59.75^\circ$ . This word is used to switch the polarity of  $\theta + 120^\circ$  and  $\theta + 240^\circ$ . A word detector, as shown on Figure 6, consisting of gates

U16 through U20, provides a clock pulse for the D type flip-flop U45 when the memory address is W170 (10101010<sub>2</sub>). Refer, also, to Figure 9. The flip-flop is used as a storage element. Since W170 only occurs once during a quadrant, the flip-flop prevents the polarity of  $\theta + 120^\circ$  and  $\theta + 240^\circ$  from changing after the W170 switching signal has occurred. During the first quadrant, before W170, B2 is routed through gate U42 to the X1, Y3 inputs of multiplexer U40. The MC14519 4-bit AND/OR Selector is used as a four pole, double throw switch. When the U40 control inputs A and B are "1" and "0" respectively, data at the X inputs are transferred to the Z outputs of the Selector. When control input A is "0" and B is "1", data at the Y inputs is transferred. U6 Q9 and inverter U23 control the A and B inputs of U40. During the first and third quadrants, X data is passed through U40; during the second and fourth, Y data is transferred. From W0 to W170 of the first quadrant, B2 is routed to buffer U37 and the positive voltage control optical coupler of  $\theta + 120^\circ$ . At W170, flip flop U45 changes state, thereby inhibiting gate U42 and allowing gate U41 to transfer B2 data. B2 passes from X0 to Z0 of U40 to buffer U36 to the negative voltage control coupler of  $\theta + 120^\circ$ . At the beginning of the second quadrant, U40 switches to its Y data inputs. ROM B3 output is then transferred to buffer U36 (see Figure 9). At this time, B2 and B3 both have an absolute sine value of  $30^\circ$  and an exchange of bit patterns is made without discontinuities. Also at this time, the ROM address inputs begin to count down. This causes the bit pattern of B3 to be generated in reverse order. At the beginning of quadrant three, the  $\theta + 120^\circ$  output picks up B2 again. B2 and B3 now have absolute sine values of  $60^\circ$ . B2 bit pattern is now generated in reverse order. Polarity switching for  $\theta + 120^\circ$  takes place at W170 of quadrant three. At the beginning of quadrant four, bit stream switching between  $\theta + 120^\circ$  and  $\theta + 240^\circ$  outputs take place. At the beginning of the first quadrant, second cycle, B2 is switched into  $\theta + 120^\circ$  and the process repeats. Composition of  $\theta + 240^\circ$  is similar to that of  $\theta + 120^\circ$  and can be mapped with the aid of Figures 6 and 9.

### OUTPUT POWER STAGES

A transistor power stage is shown in Figure 10. The voltage ratings of the devices make this quasi-complementary configuration suitable for transformerless, 110 Vac line operation. The 4N26 optical couplers have an isolation rating of 1500 V; this allows the power stages to float 1500 V above the logic, should that be necessary. By increasing the drive capability of the logic outputs, by means of emitter followers, etc, the LED's (Light Emitting Diodes) of many couplers can be paralleled at each output. In this manner, extra power stages could be added in different configurations to drive a variety of motors simultaneously.

### CONCLUSION

Three different subfractional-horsepower motors were driven by the circuit. These standard, 60 Hz motors were a 1/50 hp, 1725 rpm, shaded pole type; a 1/50 hp, 1725 rpm, permanent-split capacitor type; and a 1/75 hp, 3,300 rpm, three phase type. Each motor operated over a range from base speed to approximately 5% of base speed. Below 5%, audible indications of cogging occurred; above base speed, the torque output drops rapidly. Figure 11 shows the wave forms of the output of a power stage.

An objective of the work presented here was to devise a logic scheme that could provide PWM signals for a variety of ac motors. Standard CMOS logic was used, since CMOS offers excellent noise immunity and tolerance to power supply voltage variations. Additionally, the low power requirement of CMOS makes this type of logic ideally suited to high density chip architecture and could eventually result in a compact logic circuit containing only a few LSI devices.

### REFERENCES

1. N. Vutz: "PWM Inverter Induction Motor Transit Car Drives", *IEEE Trans. Ind. Appl. Vol. 1A-8*, Jan/Feb 1972.
2. B. Mokrytzki: "Pulse Width Modulation Inverters For AC Motor Drives", *IEEE Trans. Ind. Gen. Appl. Vol. 1GA3*, Nov/Dec 1967.
3. L. J. Penkowski and K. E. Pruzinsky: "Fundamentals of a Pulse Width Modulated Power Circuit", *1970 IEEE Conf. Rec. 1GA*, pp. 669-678.
4. R. D. Adams and R. S. Fox: "Several Modulation Techniques PWM Inverter", *1970 IEEE Conf. Rec. 1GA*, pp. 687-693.
5. J. J. Pollack: "Advanced Pulsewidth Modulated Inverter Techniques", *IEEE Trans. Ind. Appl. Vol. 1A-8*, Mar/Apr 1970.




FIGURE 9 – Generation of  $\theta + 120^\circ$  and  $\theta + 240^\circ$  Outputs






FIGURE 10 – Single Phase Power Stage – Transistor Version



Waveforms when Driving a Resistive Load

Load: Single phase, shaded pole motor @ base speed drive frequency, locked rotor condition.



Comparison of a Sine Wave and the 68 Step Current Waveform

FIGURE 11 – Current and Voltage Waveforms at the Output of a Power Stage



**MOTOROLA Semiconductor Products Inc.**

Printed in Switzerland